Skip to main content
Need Help? Experts Available 1-888-887-6872

What are the different product conditions?

New
Brand new items. Full manufacturer warranty available. Equipment provided in manufacturer's packaging with all accessories and documentation.
New From Surplus Stock
Equipment is unused. Packaging and accessories as indicated in Stock Item Description.
Used and in Excellent Condition
Equipment is in average to above average physical condition with normal wear as indicated in Stock Item Description.
Used and in Good Condition
Equipment is in average physical condition with signs of moderate wear as indicated in Stock Item Description.
Used and in Fair Condition
Equipment is in below average physical condition and shows significant wear as indicated in Stock Item Description.
Parts Grade / As-Is
Equipment may be missing parts required to function and potential for major cosmetic damage, condition unknown, or as specified in Stock Item Description.

Xilinx Virtex-5 ML501 Evaluation Platform

Xilinx Virtex-5 ML501 Evaluation Platform

Xilinx Virtex-5 ML501 Evaluation Platform

Model#: Virtex-5 ML501
Stock #:
99544-1

Expedite Available
Availability: Contact Us

Item Details & Specifications

Configuration:
• Memory: 256 MB SDRAM
• Flash: 32 MB

Part Numbers: 9060680, 1280412 99544 Virtex-5 ML501, virtex-5 ml501, Virtex 5 ML501, virtex 5 ml501, Virtex 5 ML-501, virtex 5 ml-501

Product Family Overview

Xilinx Virtex-5 ML501 Evaluation Platform

Features
  • Virtex-5 XC5VLX50-1FFG676 FPGA
  • 64-Bit DDR2 Small Outline DIMM (SODIMM), Compatible with EDK Supported IP and Software Drivers
  • Programmable System Clock Generator Chip
  • (1) Differential Clock Input Pair and Differential Clock Output Pair with SMA Connectors
  • 3.3V Clock Oscillator Socket Populated with a 100-MHz Oscillator

Description

The Xilinx Virtex-5 ML501 Evaluation Platform enables designers to investigate and experiment with features of Virtex-5 LX FPGAs.The board supports configuration in all modes: JTAG, Master Serial, Slave Serial, Master SelectMAP, Slave SelectMAP, Byte-wide Peripheral Interface (BPI) Up, BPI Down, and SPI modes. Some FPGA banks can support the digitally controlled impedance (DCI) feature in Virtex-5 FPGAs.

The ML501 platform is shipped with a single-rank unregistered 256 MB SODIMM. The DDR2 SODIMM used is generally a Micron MT4HTF3264HY-53E or similar module. Serial Presence Detect (SPD) using an IIC interface to the DDR DIMM is also supported with the FPGA. The board's DDR2 SODIMM memory interface is designed to the requirements defined by the MIG User Guide using the MIG tool. The MIG documentation requires that designers follow the MIG pinout and layout guidelines. The MIG tool generates and ensures that the proper FPGA I/O pin selections are made in support of the board's DDR2 interface.

Additional Photos

Xilinx Virtex-5 ML501 Evaluation Platform
Xilinx Virtex-5 ML501 Evaluation Platform
Xilinx Virtex-5 ML501 Evaluation Platform
Xilinx Virtex-5 ML501 Evaluation Platform


Disclaimer

  • Important Notice: Please note that any additional items included with this equipment such as accessories, manuals, cables, calibration data, software, etc. are specifically listed in the above Item Details & Specifications section and/or displayed in the photos of the equipment. Please contact one of our Customer Support Specialists if you have any questions about what is included with this equipment or if you require any additional information.